shows the historical density improvement for microprocessor technology.
Notice that the complexity of microprocessors at the chip level has grown exponentially for the last few years.
This ever increasing number of devices on a chip will continue to make the layout portion of the design cycle the largest cost and time-component.
It could even be stated that the layout will become the dominant factor in development cost, and possibly, the limiting factor in chip design.
INTRODUCTION
Given present design rates, it is clear that the major problem for the 1980's will be to devise new design methodology in order that our rapidly evolving semiconductor technolog~ with all its density, will be widely usable by the electronics community.
While technolOgY has increased the on-chip complexity by a factor of four in the last two years, present designs are still based on methods that have not changed in the last six or seven years. This means, of course, that it now takes that much more of a manufacturer's resources to design each chip.
In addition to the resources, the time to design, debug and transfer a complex microprocessor to production has increased at the same rate.
Clearly, the next challenge for manufacturers of VLSI devices Will be how to reduce the resources and the time from conception to volume production of complex microprocessor families.
While there are many aspects of this problem, which will require new methodology, this paper will focus on just one of these --the portion of the design cycle known as "layout". This is the most expensive and time consuming po-~tion of the design cycle and the one needing the most attention.
GROWTH IN COMPLEXITY
By taking the number of active transistors on a chip as a general measure of complexity and by plotting it against the year of introduction of that microprocessor, one can begin to understand the magnitude of the problem. 
Figure 1 PRODUCTIVITY
Over the last few years, layout productivity has decreased as chip complexity has increase& This productivity, for a wide variety of layout techniques, including interactive drawing systems, is between five and ten devices per layout designer per day.
This includes the time to draw, check and correct a layout.
If Figure 1 by using the number of transistors provided by the technology and translating that into man years of layout effort.
The figure assumes that each layout designer can achieve the optimistic productivity level of ten transistors per day.
The graph shows that a complex microprocessor in 1982 will take over 60 man years to lay out. Since that level of layout effort would be almost impossible to manage, it means that the technology will have outrun the semiconductor manufacturer's ability to use it in a timely manner --at least for complex logic chips. The two most viable alternatives on the horizon are STICKS and regular structures. Even though these two alternatives have very little connection with each other, both offer hope for future VLSI chips.
STICKS is a symbolic representation whereby a log-~-~ designer can deal with the layout in a symbolic form and have a compiler convert and compact the design into its geometrical representation.
Regular structures are the use of standard and regular communication patterns between major blocks on a chip.
It has been well known for some time that most of the blocks of a complex VLSI chip could be regularized through the use of PLA's and ROM's.
What has been more elusive is how to provide the interconnection of these blocks in a very regularized form.
Research going on around the country indicates some very positive signs in this area.
SUMMARY
The rapid evolution of microprocessor complexity, as well as the constant level of layout productivity, have caused manufacturers to reevaluate their VLSI design methodology.
One part of this emerging methodology will be greater emphasis on regular structures and new CAD tools in microprocessor design.
It is difficult to forecast the synergy between the present set of CAD tools and the use of regular structures, but one thing is certain --the CAD tools developed which can incorporate and encourage regular structures will be of greatest benefit in allowing microprocessor manufacturers to fully exploit the new VLSI technology. Standard cells have been proposed for a number of years, but they continue to fall short of expectations because of the problems associated with creating and maintaining standard cell libraries.
A technology is often obsolete before a viable standard cell library can be created.
Interactive graphics has also fallen short of the mark due to its inability to provide the mask designer with a full view of the layout from a CRT screen.
Some have called this the "peep hole effect" in that an individual designer, working as part of a design team, cannot see where the total layout is going and whether his piece of the puzzle will fit with others.
